

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/724,193	. 12/01/2003	Stephen K. Sunter	LVPAT064US	1340	
26668	7590 10/14/2005		EXAM	EXAMINER	
LOGICVISION (CANADA), INC.			LE, TOAN M		
1565 CARLING AVENUE, SUITE 508 OTTAWA, ON K1Z 8R1			ART UNIT	PAPER NUMBER	
CANADA			2863		
	•		DATE MAILED: 10/14/200:	DATE MAILED: 10/14/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		10/724,193	SUNTER, STEPHEN K.			
		Examiner	Art Unit	EN K.		
	•	Toan M. Le	2863	(b4)		
	The MAILING DATE of this communication app	I		dress		
Period fo						
THE - External form of the - If NC - Failur Any	ORTENED STATUTORY PERIOD FOR REPL'MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1: SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period or reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be ting within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed rs will be considered timely the mailing date of this co	/. ommunication.		
Status						
1)	Responsive to communication(s) filed on <u>03 A</u>	<u>ugust 2005</u> .				
2a)□		action is non-final.				
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
5)□ 6)⊠ 7)⊠	Claim(s) 1-11 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) is/are allowed. Claim(s) 1.2 and 9-11 is/are rejected. Claim(s) 3-8 is/are objected to. Claim(s) are subject to restriction and/or election requirement.					
Applicat	ion Papers	•				
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>01 December 2003</u> is/a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	re: a)⊠ accepted or b)⊡ objec drawing(s) be held in abeyance. Se tion is required if the drawing(s) is ob	e 37 CFR 1.85(a). ojected to. See 37 CF	FR 1.121(d).		
Priority (under 35 U.S.C. § 119					
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Burea See the attached detailed Office action for a list	s have been received. Is have been received in Applicat Inity documents have been receiv In (PCT Rule 17.2(a)).	ion No ed in this National	Stage		
2) Notice 3) Infor	nt(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal I 6) Other:	ate	D-152)		

DETAILED ACTION

Abstract

Applicant is reminded of the proper language and format for an abstract of the disclosure.

The abstract should be in narrative form and generally limited to a single paragraph on a separate sheet within the range of 50 to 150 words. It is important that the abstract not exceed 150 words in length since the space provided for the abstract on the computer tape used by the printer is limited. The form and legal phraseology often used in patent claims, such as "means" and "said," should be avoided. The abstract should describe the disclosure sufficiently to assist readers in deciding whether there is a need for consulting the full patent text for details.

The language should be clear and concise and should not repeat information given in the title. It should avoid using phrases which can be implied, such as, "The disclosure concerns," "The disclosure defined by this invention," "The disclosure describes," etc.

The abstract of the disclosure is objected to because it should be in range of 50 to 150 words.

Abstract, line 2, "comprises" should read -includes-.

Correction is required. See MPEP § 608.01(b).

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-2 and 9-11 are rejected under 35 U.S.C. 102(b) as being anticipated by Sunter (U.S. Patent No. 6,211,803).

Application/Control Number: 10/724,193 Page 3

Art Unit: 2863

Referring to claim 1, Sunter discloses a method for deducing parameters of data signals, comprising:

generating data signals using predetermined data sequences (col. 13, lines 22-28); measuring average voltage of each said data signals (col. 13, lines 29-34); and deducing said parameters from said average voltages (col. 6, lines 12-25; col. 13, lines 35-38).

As to claims 2 and 11, Sunter discloses a method for deducing parameters of data signals, the parameters being logic voltages and rise and fall times and comparing deduced logic voltages and rise and fall times values of a circuit output signal to deduce logic voltages and rise and fall times values of a circuit input signal to determine circuit gain or frequency response (col. 6, lines 12-25).

Referring to claim 9, Sunter discloses a method for of testing a digital circuit, comprising deducing parameters as defined in claim 1 and comparing deduced parameter values against expected parameter values to determine whether said digital circuit passes or fails (col. 12, lines 36-51).

As to claim 10, Sunter discloses a method of testing an analog circuit, comprising deducing parameters as defined in claim 1 and comparing deduced parameter values against expected parameter values to determine whether said analog circuit passes or fails (col. 12, lines 18-35).

Allowable Subject Matter

Art Unit: 2863

Claims 3-8 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The reason for allowance of the claims 3-4 is the inclusion of the steps of measuring average voltage for a periodic pattern containing a number of consecutive same-value logic values and a pattern containing a different number of consecutive same-value logic values for deducing the difference between two logic levels and comparing the measured average voltage to an expected average voltage to produce an acceptable difference between the two logic levels.

The reason for allowance of the claims 5-6 is the inclusion of the steps of measuring average voltage for a periodic pattern containing a number of consecutive same-value logic values and a pattern in which the number of consecutive same-value logic values are split in two or more groups of same-value logic values for deducing the difference between effective rise and fall transition times and comparing the measured average voltage to an expected average voltage to produce an acceptable difference between effective rise and fall transition times.

The reason for allowance of the claims 7-8 is the inclusion of the steps of measuring average voltage for a periodic pattern containing a number of consecutive same-value logic values and a pattern containing a different number of consecutive same-value logic values, in which the number of consecutive same-value logic values is split into two or more groups of same-value logic values, and a pattern containing one or more isolated logic values surrounded by the opposite logic value for obtaining rise and fall transition times and comparing the measured average voltage to an expected average voltage to produce an acceptable rise and fall transition times.

Response to Arguments

Applicant's arguments with respect to claims 1-11 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

"VDDQ: A Built-In Self-Test Scheme for Analog On-Chip Diagnosis Compliant with the IEEE 1149.4 Mixed-Signal Test Bus Standard", Acevedo et al., 2002 IEEE

"BIST for Phase-Locked Loops in Digital Applications", Sunter et al., 1999 IEEE, Pages 532-540

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Toan M. Le whose telephone number is (571) 272-2276. The examiner can normally be reached on Monday through Friday from 9:00 A.M. to 5:30 P.M.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Barlow can be reached on (571) 272-2269. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Toan Le

October 11, 2005

BRYAN BUI PRIMARY EXAMINER

10/12/01